

## STW45NM50FD

N-channel 500V - 0.07Ω - 45A - TO247 FDmesh<sup>™</sup> Power MOSFET (with fast diode)

#### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STW45NM50FD	500V	<0.1Ω	45A


- 100% avalanche tested
- High dv/dt and avalanche capabilities
- Low input capacitance and gate charge
- Low gate input resistance
- Tight process control and high manufacturing yields

### **Description**


The FDmesh™ associates all advantages of reduced on-resistance and fast switching with an intrinsic fast-recovery body diode. It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.

### **Applications**

■ Switching application



### Internal schematic diagram



#### **Order codes**

Part number	Marking	Package	Packaging	
STW45NM50FD	W45NM50FD	TO-247	Tube	

Contents STW45NM50FD

# **Contents**

1	Electrical ratings 3	}
2	Electrical characteristics4	ļ
	2.1 Electrical characteristics (curves)	;
3	Test circuit8	ļ
4	Package mechanical data 9	•
5	Revision history	

STW45NM50FD Electrical ratings

# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	500	V
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS} = 20K\Omega$ )	500	V
V <sub>GS</sub>	Gate-source voltage	± 30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25°C	45	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> =100°C	28.4	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	180	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25°C	417	W
	Derating factor	2.08	W/°C
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	20	V/ns
T <sub>J</sub> T <sub>stg</sub>	Operating junction temperature Storage temperature	-65 to 150	°C

<sup>1.</sup> Pulse width limited by safe operating area

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case Max	0.3	°C/W
R <sub>thj-a</sub>	Thermal resistance junction-ambient Max	30	°C/W
T <sub>I</sub>	Maximum lead temperature for soldering purpose	300	°C

Table 3. Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	22.5	А
E <sub>AS</sub>	Single pulse avalanche energy (starting Tj=25°C, Id=Iar, Vdd=50V)	800	

<sup>2.</sup>  $I_{SD} \le 45A$ ,  $di/dt \le 400A/\mu s$ ,  $V_{DD} = 80\%V_{(BR)DSS}$ 

Electrical characteristics STW45NM50FD

# 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter Test condictions		Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 250\mu A, V_{GS} = 0$	500			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max rating, $V_{DS}$ = Max rating @125°C			10 100	μA μA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±30V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 22.5A		0.07	0.10	Ω

Table 5. Dynamic

Symbol	Parameter	Parameter Test condictions		Тур.	Max.	Unit
9fs <sup>(1)</sup>	Forward transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max}$ $I_D = 22.5A$		20		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1 MHz, V <sub>GS</sub> =0		3600 1260 80		pF pF pF
C <sub>oss eq.</sub> (2)	Equivalent output capacitance	V <sub>GS</sub> =0, V <sub>DS</sub> =0V to 400V		350		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ =400V, $I_{D}$ = 45A $V_{GS}$ =10V (see Figure 13)		92 22 40	120	nC nC nC
R <sub>G</sub>	Gate input resistance	f=1 MHz Gate DC Bias= 0 test signal level = 20mV open drain		2		Ω

<sup>1.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

<sup>2.</sup>  $C_{oss\ eq}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DSS}$ 

Table 6. Switching times

Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time Rise time	$V_{DD}$ =250 V, $I_{D}$ = 22.5A, R <sub>G</sub> =4.7 $\Omega$ , $V_{GS}$ =10V (see Figure 14)		28 28		ns ns
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>C</sub>	Off-voltage rise time Fall time Cross-over time	$V_{DD}$ =400 V, $I_{D}$ = 45A, $R_{G}$ =4.7 $\Omega$ , $V_{GS}$ =10V (see Figure 14)		11 25 44		ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test condictions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				45	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)					Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage			1.5	V	
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =45A, Tj=25°C di/dt = 100A/μs, V <sub>DD</sub> =100V, (see Figure 17)		200 1600 16		ns nC A
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> =45A, Tj=150°C di/dt = 100A/μs, V <sub>DD</sub> =100V, (see Figure 17)		324 4017 24.8		ns nC A

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300 $\mu$ s, duty cycle 1.5%

Electrical characteristics STW45NM50FD

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics




Figure 5. Transconductance

Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Figure 10. Normalized on resistance vs vs temperature temperature





Figure 11. Source-drain diode forward characteristics



Test circuit STW45NM50FD

## 3 Test circuit

Figure 12. Switching times test circuit for resistive load

Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times

Figure 15. Unclamped inductive load test circuit





Figure 16. Unclamped inductive waveform

Figure 17. Switching time waveform




# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com

#### **TO-247 MECHANICAL DATA**

DIM.		mm.			inch	
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α	4.85		5.15	0.19		0.20
A1	2.20		2.60	0.086		0.102
b	1.0		1.40	0.039		0.055
b1	2.0		2.40	0.079		0.094
b2	3.0		3.40	0.118		0.134
С	0.40		0.80	0.015		0.03
D	19.85		20.15	0.781		0.793
Е	15.45		15.75	0.608		0.620
е		5.45			0.214	
L	14.20		14.80	0.560		0.582
L1	3.70		4.30	0.14		0.17
L2		18.50			0.728	
øΡ	3.55		3.65	0.140		0.143
øR	4.50		5.50	0.177		0.216
S		5.50			0.216	



STW45NM50FD Revision history

# 5 Revision history

Table 8. Revision history

Date	Revision	Changes
05-Apr-2005	8	Modified value on Table 7.: Source drain diode
26-Apr-2006	9	New template

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

